

## UTKAL INSTITUTE OF ENGINEERING & TECHNOLOGY

DISCIPLINE: Electrical Engineering	SEMESTER: 5thSem	NAME OF THE TEACHING FACULTY Parida	Y: ER.C	hittaranjan
SUBJECT:	No of Days/	Semester From Date:15/09/2022		
DIGITAL ELECTRONICS & MICROPROCESSOR	Per week class allotted:	To Date:22/12/2022		
	5 Class P/W	No. Of Weeks: <b>15</b>		
WEEK	CLASS DAY	THEORY TOPICS	RI	EMARKS
	1 <sup>st</sup>	Binary, Octal, Hexadecimal number systems and compare	Date	Dean/Principal
1 <sup>st</sup>	2 <sup>nd</sup>	Binary addition, subtraction, Multiplication and Division		
	3 <sup>rd</sup>	1's complement and 2's complement numbers for a binary number , Subtraction of binary numbers in 2's complement method.		
	4 <sup>th</sup>	Use of weighted and Un-weighted codes & write Binary equivalent number for a number in 8421, Excess-3 and Gray Code and viceversa.		
	5 <sup>th</sup>	Doubt Clear Class		
2 <sup>nd</sup>	1 <sup>st</sup>	Importance of parity Bit		
	2 <sup>nd</sup>	Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.		
	3 <sup>rd</sup>	Realize AND, OR, NOT operations using NAND, NOR gates.		
	4 <sup>th</sup>	Different postulates and De- Morgan's theorems in Boolean algebra		
	5 <sup>th</sup>	Use Of Boolean Algebra For Simplification Of Logic Expression		
₽īd	1 <sup>st</sup>	Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using K-Map.		
	2 <sup>nd</sup>	Give the concept of combinational logic circuits, Half adder circuit and verify its functionality using truth table.		

J 5 [			
	$3^{ m rd}$	Deeline a Helf adden vaina NAND	
	3	Realize a Half-adder using NAND	
		gates only and NOR gates only	
	$4^{ m th}$	Full adder circuit and explain its	
		operation with truth table.  Realize full-adder using two Half-	
	th		
	5 <sup>th</sup>	adders and an OR – gate and write	
		truth table	
	$1^{st}$		
	-	Full subtractor circuit and explain	
		its operation with truth table	
	$2^{ m nd}$	Operation of 4 V 1 Multipleyers	
$4^{ m th}$	<del>-</del>	Operation of 4 X 1 Multiplexers	
		and 1 X 4 demultiplexer	
	$3^{ m rd}$	Working of Binary-Decimal	
		Encoder & 3 X 8 Decoder.	
	$4^{ m th}$	Working of Two bit magnitude	
	·	comparator.	
	5 <sup>th</sup>	Give the idea of Sequential logic	
		circuits	
		State the necessity of clock and	
	$1^{\mathrm{st}}$	give the concept of level clocking	
		and edge triggering,	
	2 <sup>nd</sup>	Clocked SR flip flop with preset	
	2	and clear inputs	
		Construct level clocked JK flip flop	
5 <sup>th</sup>	$3^{ m rd}$	using S-R flip-flop and explain with	
3		truth table	
		Concept of race around condition	
	$4^{ ext{th}}$	and study of master slave JK flip	
		flop.	
		Give the truth tables of edge	
	5 <sup>th</sup>	triggered D and T flip flops and	
		draw their symbols.	
	$1^{\mathrm{st}}$	Applications of flip flops.	
 	$2^{\mathrm{nd}}$		
6 <sup>th</sup>	<u>Z</u>	Define modulus of a counter	
	$3^{ m rd}$	4-bit asynchronous counter and its	
	, sk	timing diagram	
	4 <sup>th</sup>	Assignment	
	a		
	5 <sup>th</sup>		
		Asynchronous decade counter.	
7 <sup>th</sup>	$1^{st}$	4-bit synchronous counter.	
	$2^{\mathrm{nd}}$	Distinguish between synchronous	
		and asynchronous counters. ,	
		State the need for a Register and	
		list the four types of registers	
		Working of SISO, SIPO, PISO, PIPO	
	$3^{\mathrm{rd}}$	Register with truth table using flip	
		flop.	
ŀ		luok.	
	$4^{\rm th}$	Introduction to Microprocessors,	
	4	Microcomputers	
L		iviici ocomputers	

		Architecture of Intel 8085A	
	a.	Microprocessor and description of	
5 <sup>th</sup>	5	each block.	
	1 <sup>st</sup>		
		Pin diagram and description.	
	2 <sup>nd</sup>	Stack, Stack pointer & stack top	
	3 <sup>rd</sup>	Interrupts	
8 <sup>th</sup>	$4^{\mathrm{th}}$	Opcode & Operand	
8			
	al.	Differentiate between one byte,	
	5 <sup>th</sup>	two byte & three byte instruction	
		with example., Instruction set of 8085 example	
	. at		
	1 <sup>st</sup>	Revision of last classes	
	2 <sup>nd</sup>	Assignment question Discussion	
	-1		
9 <sup>th</sup>	$3^{ m rd}$	Addressing mode	
9		Fetch Cycle, Machine Cycle,	
	$4^{\rm th}$	Instruction Cycle, T-State	
	5 <sup>th</sup>	Timing Diagram for memory read,	
		memory write, I/O read, I/O write	
	$1^{\mathrm{st}}$	Class Test	
	$2^{\mathrm{nd}}$	Internal Question Discussion	
10 <sup>th</sup>	$3^{\mathrm{rd}}$	Doubt Clear Class	
	4 <sup>th</sup>	Doubt Clear Class	
	d.		
	5 <sup>th</sup>	Timing Diagram for 8085	
		instruction	
	$1^{\mathrm{st}}$	Timing Diagram for 8085	
		instruction	
	2 <sup>nd</sup>	Revision	
11 <sup>th</sup>	$3^{ m rd}$	Counter and time delay	
11	4 <sup>th</sup>	Simple assembly language	
		programming of 8085.	
	th.	Simple assembly language	
	5 <sup>th</sup>	programming of 8085.	
	1 <sup>st</sup>	Assignment	
	2 <sup>nd</sup>	Assignment question Discussion	
	3 <sup>rd</sup>	Class Test	
12 <sup>th</sup>	4 <sup>th</sup>	Sample Paper Important Question	
12		Discussion	
	5 <sup>th</sup>	Basic Interfacing Concepts,	
		Memory mapping & I/O mapping	
	1 <sup>st</sup>	Revision of last class	
	$2^{ m nd}$	Timing Diagram for 8085	
	· j		

13 <sup>th</sup>	3 <sup>rd</sup>	Assignment
	4 <sup>th</sup>	Counter and time delay.
	5 <sup>th</sup>	Assignment question Discussion
	1 <sup>st</sup>	Simple assembly language programming of 8085.
	2 <sup>nd</sup>	Simple assembly language programming of 8085.
14 <sup>th</sup>	3 <sup>rd</sup>	Basic Interfacing Concepts,  Memory mapping & I/O mapping
	4 <sup>th</sup>	Functional block diagram and description of each block of Programmable peripheral interface Intel 8255 ,
	5 <sup>th</sup>	Class Test
	1 <sup>st</sup>	Class Test
	2 <sup>nd</sup>	Revision
15 <sup>th</sup>	3 <sup>rd</sup>	Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller
	4 <sup>th</sup>	Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller
	5 <sup>th</sup>	Important questions will be discussed for the semester Exam.

Chittareijan Perida

Chittarayan Perida

(D)

HOD DEAN PRINCIPAL